

Digital Video Recorder Eric Bowden, Matt Ricks, Irene Thompson

Presentation Roadmap



What is a Digital Video Recorder?

A video capture unit for live television signals Baseline Functionality

Pause Live TV

Never miss part of a show again due to interruptions

Rewind Live TV

For up to 15 minutes of the broadcast

Fast Forward

Allows the user to skip through selected portions of the buffered broadcast



Motivation

- Currently available DVRs charge a monthly subscription fee
- Non-trivially combines both hardware and software components
- Allows us to explore analog signal processing, analog-to-digital conversion, and digital storage

DVR Implementation

We will develop a PCI 2.2 compliant add-on card for use in consumer PCs running Windows XP.



http://www.cs.utah.edu/~ebowden/omegacore/

Functional Specification

The baseline device must:

- Convert an analog, NTSC television signal (video/audio) into a digital signal
- Manipulate live television using pause, play, rewind and fast-forward
- Store, at minimum, 15 minutes of live television for recall using the aforementioned techniques
- The recalled audio/video data must be converted back into an NTSC composite signal

Extended Specification

Additional functionality, time permitting

- Commercial detection and eradication for recorded broadcasts
- Increased storage capacity
- User interface via remote control
- Embedded menus for navigation via a television
- Schedule recording a program for later viewing

Presentation Roadmap



Tasking

Matt Ricks: analog-to-digital encoding and decoding, hardware development
Irene Thompson: signal subsystem processing and software development
Eric Bowden: analog and digital integration and the software development for the PCI interface



Bill of Materials

Part	Manufacturer	Vendors	Cost
4"x6" 2 Layer PCB	PCB123.com	PCB123.com	\$53
PIC16F870 Microcontroller	Microchip	Digikey, Mouser	\$3
PCI 9054 Accelerator	PLX Technology	SemicondutorStore.com	\$32
SAA6752HS Mpeg encoder	Philips	Digikey	\$30
ADV7180 Video Decoder	Analog devices		\$5
ADV7170 Video Encoder	Analog devices		\$5
Total Cost			\$128

4/28/2006

Risks

- Speed, not being able to store live video faster than we receive it.
- Kernel Module, difficulty factor unknown
- Needing to manufacture multiple PCI boards (unsoldering pins)
- Traces not lining up nicely = Multi-layer board
- Commercial Detection
- Compression backlog (Frame dropping)
 - Different chip or Different compression codec

Presentation Roadmap

Project Design

DVR PCI Card Block Diagram

I²C Bus

I2C Bus = Inter-IC bus
2 wire bi-directional bus
Originally designed for TV
Supported by most video IC's

4/28/2006

http://www.cs.utah.edu/~ebowden/omegacore/

Video Signal Decoding

- Tuner (what channel?)6MHz apart
- Audio/Video filter
- Audio and Video ADC
- Chrominance and Luminance
- Horizontal and Vertical Sync
- Noise Filter
- Video Amplifier

4/28/2006

Analog Video Signal

30 Frames per second (60 Hz)

- 525 lines per frame (15 kHz)
- **Pixel Frequency = 12.5 MHz**

4/28/2006

Video Signal Detail Diagram

http://www.cs.utah.edu/~ebowden/omegacore/

Video Compression

JPEGH.261MPEG

http://www.cs.utah.edu/~ebowden/omegacore/

What is MPEG

- Moving Pictures Experts Group
- Supports JPEG and H.261 through downward compatibility
- Supports higher Chrominance resolution and pixel resolution (720x480 is standard used for TV signals)
- Supports interlaced and noninterlaced modes
- Uses Bidirectional prediction in "Group Of Pictures" to encode difference frames.

MPEG Bitstream

Bidirectional Coding

- I = Intra Anchor picture
- P = Forward predicted
- B = Bidirectionally predicted

PCI Microcontroller

There will be a small, simple microcontroller to manage input and output data buffering. This allows major processing to be offloaded to the host computer. Will be using the PIC16F870 µC from Microchip

Data Re-encoding

Data will be passed back to the card, encoded into an analog signal, mixed and then sent as a composite NTSC signal to the Television.

4/28/2006

Project Design

Digital Interface

Two major digital paths

- Sending digitized A/V signal to the host program for storage and manipulation.
- 2. Retrieving A/V for decompression and display from the host program.

PCI-Host Communication

- The device will periodically (about once every frame) unload its digitized signal-buffer onto the PCI bus through standard interrupt methods.
- This data will be received on the host computer by a software application that stores the A/V data to disk.
- This will necessitate building a kernel module for Windows XP.

PCI Interface Chip

PLX PCI 9054 PCI 2.2, 3.3V-Signalling Interface Chip 33 MHz, 132 MB/s

http://www.cs.utah.edu/~ebowden/omegacore/

Basic Operation: Card to Host

The PLX I/O Accelerator chip serves as a target for the PCI Card microcontroller. It takes care of the PCI bus timing and ISR handling.

4/28/2006

Basic Operation: Host to Card

The host application will be in charge of which data is sent back to the PCI Card. Therefore, it will send I/O Request Packets (via the kernel module) to the device containing data to output.

The PLX chip has two DMA engines, allowing the host PC software to "write directly" to the memory on PCI add-on card. This data will then be retrieved by the microcontroller and sent to the television.

The Mediator (Device Driver)

Most difficult part on the digital side. The driver is conceptually like a DLL. Uses DriverEntry and DriverObject to register functionality with the OS. Driver processes requests (IRP) sent from applications in user mode. Also registers the ISR with OS to manage incoming data from the PCI card.

Project Design

Host Application

The host software will act as an agent

Its job is to constantly record A/V data to disk and send requested data back to the PCI card

This software will provide the video control user experience

Ideally there would be a GUI to allow for advanced broadcast manipulation

Host PC API and UI

Data Flow ControlUser Interface

http://www.cs.utah.edu/~ebowden/omegacore/

μC Software

- Receives Data from MPEG Encoder and stores it into VRAM
- Selects address in VRAM of the Data to be sent on the PCI Bus
- Receives Data from the PCI Bus via VRAM and sends it to the MPEG Decoder
- Changes the frequency of the tuner if so required

The End

http://www.cs.utah.edu/~ebowden/omegacore/

http://www.cs.utah.edu/~ebowden/omegacore/